Reese Kuper reesekuper.com | reese.kuper@gmail.com

EDUCATION

Masters – University of Illinois at Urbana-Champaign (3.97/4.00) Department of Electrical and Computer Engineering Focus: Computer Architecture		2021 - 2023
Bachelors – University of Wisconsin- Degrees in Computer Engineering and G	· · · · · · · · · · · · · · · · · · ·	2017 - 2021
Relevant Coursework Parallel Computer Architecture Computer Microarchitecture Artificial Intelligence 	Advanced Computer ArchitectureDigital System Design & SynthesisAlgorithms	Memory and Storage SystemsOperating SystemsSystem-on-Chip Design
SKILLS		
Hardware Description and Programm Development and Software Tools	ing Languages System Verilog, C/C++, P Vivado, Vivado HLS, Moo	ython, Bash Scripting, MySQL delSim, Quartus, Vim, Git
EXPERIENCE		
Arm Graduate Hardware Engineer – Syster • Improved and automated portions o	ns Interconnect f interconnect model simulation flow for systen	2024 - Present <i>Austin, TX</i> n analysis work.
Explored use cases for DSA to take aSubmitted patents for improving me	Accelerators DSA – an on-chip accelerator found on Sapphi advantage of cache pollution mitigation and hig mory deduplication techniques using DSA. r Intel's on-chip accelerators at ISCA 2023.	
Built a functional cache simulator toAnalyzed the characteristics of real	Systems Laboratory L1 cache in a CXL device for DLRM offloading. evaluate both hit rates and cache occupancy ra DLRM data for locality patterns to aid in the de via Ramulator to obtain bandwidth, hit rate, an	sign of the memory system.
 Coded macro for ease of adding 	CPU memory system testbench.	pench.
Fixed UVM register definition auto-Programmed module for modeling t	ns Interconnect Verification nalyze the use of all plusargs within the UVM to generation for more flexible RAL models. ransactions between a master device to intercor SB priority arbiters using System Verilog assert:	nnect return nodes in SystemC.
Qualcomm Inc. Software Engineering Intern – Linux H • Improved kernel ION allocation mer • Analyzed the efficiency of IOVA's us • Created internal Python tool for par • Worked towards shifting mman allo	nory speeds by around 10%. se of caching and compared it with MMAP's gap sing Linux RAM dump binaries.	2019 <i>San Diego, CA</i> p searching RBTree.

• Worked towards shifting mmap allocations to use the mempool API.

PROJECTS

Relevant Projects and Research

- Investigated finer-grained GPU scheduling for improved GPU utilization in machine learning workloads.
- Self-balancing Segway written in Verilog for a DE0-Nano FPGA board.
- Synthesized a 5-stage pipelined CPU and a dataflow processor written in Verilog.
- Implemented prefetcher designs and age matrix issueing schemes for BOOM RISC-V processor on an FPGA.

PUBLICATIONS, PATENTS, AND CONFERENCES

- A Quantitative Analysis and Guidelines of Data Streaming Accelerator in Modern Intel Xeon Scalable Processors R. Kuper, I. Jeong, Y. Yuan, R. Wang, N. Ranganathan, N. Rao, J. Hu, S. Kumar, P. Lantz, N. S. Kim International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2024
- Efficiently Merging Non-Identical Pages in Kernel Same-Page Merging (KSM) for Efficient and Improved Memory Deduplication and Security
 R. Kuper, Y. Yuan, R. Wang
 US Patent App 18/369,090 (Patent), 2024
- Method and Appratus for Batching Pages for a Data Movement Accelerator R. Kuper, Y. Yuan, R. Wang US Patent App 18/477,628 (Patent), 2024
- Demystifying CXL Memory with Genuine CXL-Ready Systems and Devices Y. Sun, Y. Yuan, Z. Yu, R. Kuper, C. Song, J. Huang, H. Ji, S. Agarwal, J. Lou, I. Jeong, R. Wang, J. H. Ahn, T. Xu, N. S. Kim International Symposium on Microarchitecture (MICRO), 2023
- On-chip Accelerators in 4th Gen Intel® Xeon® Scalable Processors: Features, Performance, Use Cases, and Future!
 R. Kuper, I. Jeong, Y. Yuan, J. Hu, R. Wang, N. Ranganathan, N. S. Kim
 [TUTORIAL] International Symposium on Computer Architecture (ISCA), 2023
- STYX: Exploiting SmartNIC Capability to Reduce Datacenter Memory Tax H. Ji, Y. Sun, M. Mansi, Y. Yuan, J. Huang, **R. Kuper**, M. Swift, N. S. Kim The USENIX Annual Technical Conference (ATC), 2023
- Improving GPU Utilization in ML Workloads Through Finer-Grained Synchronization R. Kuper, S. Pati, M. Sinclair Young Architect Workshop (YArch), 2021